View MAX6965_305178.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

19-3058; Rev 3; 3/05
9-Output LED Driver with Intensity Control and Hot-Insertion Protection
General Description
The MAX6965 I2CTM-compatible serial interfaced peripheral provides microprocessors with nine additional output ports. Each output is an open-drain current-sinking output rated to 50mA at 7V. All outputs are capable of driving LEDs, or providing logic outputs with external resistive pullup up to 7V. Eight-bit PWM current control is also integrated. Four of the bits are global control and apply to all LED outputs to provide coarse adjustment of current from fully off to fully on with 14 intensity steps. Additionally each output then has an individual 4-bit control, which further divides the globally set current into 16 more steps. Alternatively, the current control can be configured as a single 8-bit control that sets all outputs at once. Each output has independent blink timing with two blink phases. LEDs can be individually set to be either on or off during either blink phase, or to ignore the blink control. The blink period is controlled by an external clock (up to 1kHz) on BLINK or by a register. The BLINK input can also be used as a logic control to turn the LEDs on and off, or as a general-purpose input (GPI). The MAX6965 supports hot insertion. The SDA, SCL, RST, BLINK, and the slave address input AD0 remain high impedance in power-down (V+ = 0V) with up to 6V asserted upon them. The output ports remain high impedance with up to 8V asserted upon them. The MAX6965 is controlled through a 2-wire I2C serial interface, and can be configured to one of four I2C addresses.
Features
400kbps, 2-Wire Serial Interface, 5.5V Tolerant 2V to 3.6V Operation Overall 8-Bit PWM LED Intensity Control Global 16-Step Intensity Control Plus Individual 16-Step Intensity Controls Two-Phase LED Blinking High Port Output Current--Each Port 50mA (max) RST Input Clears Serial Interface and Restores Power-Up Default State Supports Hot Insertion Outputs are 7V-Rated Open Drain Low Standby Current (1.2A (typ), 3.3A (max)) Tiny 3mm x 3mm, Thin QFN Package -40C to +125C Temperature Range
MAX6965
Ordering Information
PART TEMP RANGE -40C to +125C -40C to PINPACKAGE 16 Thin QFN 3mm x 3mm x 0.8mm 16 QSOP TOP MARK AAW -- PKG CODE T1633-4 --
MAX6965ATE MAX6965AEE
Typical Application Circuit
3.3V 0.047F 7V
Applications
LCD Backlights LED Status Indication Keypad Backlights RGB LED Drivers
C SDA SCL I/O
V+
MAX6965
SDA SCL BLINK RST O0 O1 O2 O3 O4 O5 AD0 O6 O7 O8 GND 6V RELAY RELAY RELAY
Pin Configurations appear at end of data sheet. Purchase of I2C components of Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.
I/O
________________________________________________________________ Maxim Integrated Products
1
For price, delivery, and to place orders, please contact Maxim Distribution at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
ABSOLUTE MAXIMUM RATINGS
Voltage (with respect to GND) V+ .............................................................................-0.3V to +4V SCL, SDA, AD0, BLINK, RST ...................................-0.3V to +6V O0-O8 ......................................................................-0.3V to +8V DC Current on O0 to O8 .....................................................55mA DC Current on SDA.............................................................10mA Maximum GND Current ....................................................190mA Continuous Power Dissipation (TA = +70C) 16-Pin QSOP (derate 8.3mW/C over +70C)..............666mW 16-Pin QFN (derate 14.7mW/C over +70C) ............1176mW Operating Temperature Range (TMIN to TMAX) ...-40C to +125C Junction Temperature ......................................................+150C Storage Temperature Range .............................-65C to +150C Lead Temperature (soldering, 10s) .................................+300C
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(Typical Operating Circuit, V+ = 2V to 3.6V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at V+ = 3.3V, TA = +25C.) (Note 1)
PARAMETER Operating Supply Voltage Output Load External Supply Voltage Standby Current (Interface Idle, PWM Disabled) SYMBOL V+ VEXT SCL and SDA at V+; other digital inputs at V+ or GND; PWM intensity control disabled SCL and SDA at V+; other digital inputs at V+ or GND; PWM intensity control enabled fSCL = 400kHz; other digital inputs at V+ or GND; PWM intensity control disabled fSCL = 400kHz; other digital inputs at V+ or GND; PWM intensity control enabled TA = +25C TA = -40C to +85C TA = TMIN to TMAX TA = +25C TA = -40C to +85C TA = TMIN to TMAX TA = +25C TA = -40C to +85C TA = TMIN to TMAX TA = +25C TA = -40C to +85C TA = TMIN to TMAX 0.7 x V+ 0.3 x V+ Input = GND or V+ -0.2 8 +0.2 51 40 7 CONDITIONS MIN 2.0 0 1.2 TYP MAX 3.6 7 2.3 2.6 3.3 12.1 13.3 14.4 76 78 80 110 117 122 V V A pF A A A A UNITS V V
I+
Supply Current (Interface Idle, PWM Enabled) Supply Current (Interface Running, PWM Disabled) Supply Current (Interface Running, PWM Enabled) Input High Voltage SDA, SCL, AD0, BLINK, RST Input Low Voltage SDA, SCL, AD0, BLINK, RST Input Leakage Current SDA, SCL, AD0, BLINK, RST Input Capacitance SDA, SCL, AD0, BLINK, RST
I+
I+
I+
VIH VIL IIH, IIL
2
_______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection
ELECTRICAL CHARACTERISTICS (continued)
(Typical Operating Circuit, V+ = 2V to 3.6V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at V+ = 3.3V, TA= + 25C.) (Note 1)
PARAMETER SYMBOL CONDITIONS TA = +25C V+ = 2V, ISINK = 20mA TA = -40C to +85C TA = TMIN to TMAX Output Low Voltage O0-O8 TA = +25C VOL V+ = 2.5V, ISINK = 20mA TA = -40C to +85C TA = TMIN to TMAX TA = +25C V+ = 3.3V, ISINK = 20mA Output Low-Voltage SDA PWM Clock Frequency VOLSDA fPWM ISINK = 6mA 32 TA = -40C to +85C TA = TMIN to TMAX 0.12 0.13 MIN TYP 0.15 MAX 0.25 0.29 0.31 0.22 0.25 0.27 0.22 0.23 0.25 0.4 V kHz V UNITS
MAX6965
TIMING CHARACTERISTICS
(Typical Operating Circuit, V+ = 2V to 3.6V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at V+ = 3.3V, TA = +25C.) (Note 1)
PARAMETER Serial Clock Frequency Bus Free Time Between a STOP and a START Condition Hold Time, Repeated START Condition Repeated START Condition Setup Time STOP Condition Setup Time Data Hold Time Data Setup Time SCL Clock Low Period SCL Clock High Period Rise Time of Both SDA and SCL Signals, Receiving Fall Time of Both SDA and SCL Signals, Receiving Fall Time of SDA Transmitting Pulse Width of Spike Suppressed Capacitive Load for Each Bus Line SYMBOL fSCL tBUF tHD, STA tSU, STA tSU, STO tHD, DAT tSU, DAT tLOW tHIGH tR tF tF.TX tSP Cb (Notes 3, 4) (Notes 3, 4) (Notes 3, 5) (Note 6) (Note 3) (Note 2) 180 1.3 0.7 20 + 0.1Cb 20 + 0.1Cb 20 + 0.1Cb 50 400 300 300 250 1.3 0.6 0.6 0.6 0.9 CONDITIONS MIN TYP MAX 400 UNITS kHz s s s s s ns s s ns ns ns ns pF
_______________________________________________________________________________________
3
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
TIMING CHARACTERISTICS (continued)
(Typical Operating Circuit, V+ = 2V to 3.6V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at V+ = 3.3V, TA = +25C.) (Note 1)
PARAMETER RST Pulse Width Output Data Valid SYMBOL tW tDV Figure 10 CONDITIONS MIN 1 5 TYP MAX UNITS s s
Note 1: All parameters tested at TA = +25C. Specifications over temperature are guaranteed by design. Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) to bridge the undefined region of SCL's falling edge. Note 3: Guaranteed by design. Note 4: Cb = total capacitance of one bus line in pF. tR and tF measured between 0.3 x VDD and 0.7 x VDD. Note 5: ISINK 6mA. Cb = total capacitance of one bus line in pF. tR and tF measured between 0.3 x VDD and 0.7 x VDD. Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
__________________________________________Typical Operating Characteristics
(TA = +25C, unless otherwise noted.)
STANDBY CURRENT vs. TEMPERATURE
9 STANDBY CURRENT (A) 8 7 6 5 4 3 2 1 0 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C) V+ = 2V PWM ENABLED V+ = 2.7V V+ = 3.6V PWM ENABLED PWM V+ = 2V V+ = 2.7V PWM DISABLED PWM DISABLED DISABLED V+ = 3.6V PWM ENABLED
MAX6965 toc01
SUPPLY CURRENT vs. TEMPERATURE (PWM DISABLED; fSCL = 400kHz)
60 SUPPLY CURRENT (A) 50 40 V+ = 2.7V 30 20 10 0 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C) V+ = 2V V+ = 3.6V
MAX6965 toc02
SUPPLY CURRENT vs. TEMPERATURE (PWM ENABLED; fSCL = 400kHz)
70 65 60 55 50 45 40 35 30 25 20 15 10 5 0
MAX6965 toc03
10
70
SUPPLY CURRENT (A)
V+ = 3.6V
V+ = 2.7V V+ = 2V
-40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C)
PORT OUTPUT LOW VOLTAGE WITH 50mA LOAD CURRENT vs. TEMPERATURE
MAX6965 toc04
PORT OUTPUT LOW VOLTAGE WITH 20mA LOAD CURRENT vs. TEMPERATURE
MAX6965 toc05
PWM CLOCK FREQUENCY vs. TEMPERATURE
MAX6965 toc06
0.6 PORT OUTPUT LOW VOLTAGE VOL (V) 0.5 V+ = 2.7V 0.4 0.3 0.2 0.1 0 V+ = 3.6V V+ = 2V
0.6 PORT OUTPUT LOW VOLTAGE VOL (V) 0.5 0.4 0.3 0.2 0.1 0
ALL OUTPUTS LOADED
1.050 1.025 PWM CLOCK FREQUENCY 1.000 0.975 V+ = 2.7V 0.950 0.925 0.900 NORMALIZED TO V+ = 3.3V, TA = +25C V+ = 3.6V
V+ = 2V
V+ = 2V
V+ = 2.7V
V+ = 3.6V
-40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C)
-40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C)
-40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (C)
4
_______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Typical Operating Characteristics (continued)
(TA = +25C, unless otherwise noted.)
SCOPE SHOT OF TWO OUTPUT PORTS
MAX6965 toc07
SCOPE SHOT OF TWO OUTPUT PORTS
MAX6965 toc08
SINK CURRENT vs. VOL
ONLY ONE OUTPUT LOADED OUTPUT 1 2V/div 0.30 0.25 VOL (V) 0.20 0.15 0.10 0.05 0 V+ = 2.7V V+ = 3.6V V+ = 3.3V V+ = 2V
MAX6965 toc09
MASTER INTENSITY SET TO 1/15 OUTPUT 1 2V/div OUTPUT 1 INDIVIDUAL INTENSITY SET TO 1/16
0.35
MASTER INTENSITY SET TO 14/15
OUTPUT 1 INDIVIDUAL INTENSITY SET TO 1/16
OUTPUT 2 2V/div OUTPUT 2 INDIVIDUAL INTENSITY SET TO 15/16 2ms/div OUTPUT 2 INDIVIDUAL INTENSITY SET TO 14/15 2ms/div
OUTPUT 2 2V/div
0
5
10 15 20 25 30 35 40 45 50 SINK CURRENT (mA)
Pin Description
PIN QSOP 1 2 3 4-7, 9-13 8 14 15 16 -- QFN 15 16 1 2-5, 7-11 6 12 13 14 PAD NAME BLINK RST AD0 O0-O8 GND SCL SDA V+ Exposed Pad FUNCTION Input Port. Configurable as blink control or general-purpose input. Reset Input. Active low clears the 2-wire interface and puts the device in same condition as power-up reset. Address Input. Sets device slave address. Connect to either GND, V+, SCL, or SDA to give 4 logic combinations. See Table 1. Output Ports. O0-O8 are open-drain outputs rated at 7V, 50mA. Ground. Do not sink more than 190mA into the GND pin. I2C-Compatible Serial Clock Input I2C-Compatible Serial Data I/O Positive Supply Voltage. Bypass V+ to GND with a 0.047F ceramic capacitor Exposed pad on packaged underside. Connect to GND.
_______________________________________________________________________________________
5
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Functional Overview
The MAX6965 is a general-purpose output (GPO) peripheral that provides nine output ports, O0-O8, controlled through an I2C-compatible serial interface. All outputs sink loads up to 50mA connected to external supplies up to 7V, independent of the MAX6965's supply voltage. The MAX6965 is rated for a ground current of 190mA, allowing all nine outputs to sink 20mA at the same time. Figure 1 shows the output structure of the MAX6965. The outputs default to logic high (high impedance unless external pullup resistors are used) on power-up. The 9th output, O8, is controlled through 2 bits in the Configuration register, which provide the same static or blink control as the other eight outputs (Table 4). The logic level of the BLINK input may be read back through the blink status bit in the configuration register (Table 4). The BLINK input, therefore, may be used as a general-purpose logic input (GPI port) if the blink function is not required.
PWM Intensity Control
The MAX6965 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control. PWM intensity control can be enabled on an output-by-output basis, allowing the MAX6965 to provide any mix of PWM LED drives and glitch-free logic outputs (Table 8). PWM can be disabled entirely, in which case all outputs are static and the MAX6965 operating current is lowest because the internal oscillator is turned off. PWM intensity control uses a 4-bit master control and 4 bits of individual control per output (Tables 11 and 12). The 4-bit master control provides 16 levels of overall intensity control, which applies to all PWM-enabled outputs. The master control sets the maximum pulse width from 1/15 to 15/15 of the PWM time period. The individual settings comprise a 4-bit number, further reducing the duty cycle to be from 1/16 to 15/16 of the time window set by the master control. For applications requiring the same PWM setting for all output ports, a single global PWM control can be used instead of all the individual controls to simplify the control software and provide 240 steps of intensity control (Tables 8 and 11).
Output Control and LED Blinking
The blink phase 0 register sets the output logic levels of the 8 outputs O0-O7 (Table 6). This register controls the port outputs if the blink function is disabled. A duplicate register, the Blink Phase 1 register, is also used if the blink function is enabled (Table 7). In blink mode, the outputs can be flipped between using the blink phase 0 register, and the blink phase 1 register using hardware control (the BLINK input) and/or software control (the blink flip flag in the configuration register) (Table 4).
DATA FROM SHIFT REGISTER
OUTPUT PORT REGISTER D Q FF
OUTPUT PORT REGISTER DATA Q2
I/O PIN
WRITE PULSE
CK
Q
GND
Figure 1. Simplified Schematic of I/O Ports
SDA tSU,STA tHD,DAT tHIGH tBUF tHD,STA tSU,STO
tLOW
tSU,DAT
SCL tHD,STA tR START CONDITION
tF REPEATED START CONDITION STOP CONDITION START CONDITION
Figure 2. 2-Wire Serial Interface Timing Details 6 _______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection
The MAX6965 includes a register byte, which is available as general-user RAM (Table 2). This byte is reset to the value 0xFF on power-up and when the RST input is taken low (Table 3).
User RAM
Serial Interface
Serial Addressing
The MAX6965 operates as a slave that sends and receives data through an I2C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX6965 and generates the SCL clock that synchronizes the data transfer (Figure 2). The MAX6965 SDA line operates as both an input and an open-drain output. A pullup resistor, typically 4.7k, is required on SDA. The MAX6965 SCL line operates only as an input. A pullup resistor, typically 4.7k, is required on SCL if there are multiple masters on the 2wire interface, or if the master in a single-master system has an open-drain SCL output. Each transmission consists of a START condition (Figure 3) sent by a master, followed by the MAX6965 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 3). Start and Stop Conditions Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3). Bit Transfer One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).
MAX6965
Standby Mode
When the serial interface is idle and the PWM intensity control is unused, the MAX6965 automatically enters standby mode. If the PWM intensity control is used, the operating current is slightly higher because the internal PWM oscillator is running. When the serial interface is active, the operating current also increases because the MAX6965, like all I2C slaves, has to monitor every transmission.
SDA SCL
S
P STOP CONDITION
START CONDITION
Figure 3. Start and Stop Conditions
SDA
SCL DATA LINE STABLE; CHANGE OF DATA DATA VALID ALLOWED
Figure 4. Bit Transfer
START CONDITION SCL SDA BY TRANSMITTER SDA BY RECEIVER S 1 2
CLOCK PULSE FOR ACKNOWLEDGE 8 9
Figure 5. Acknowledge
Acknowledge The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so the SDA line is stable low
SDA
A6 MSB
1
0
0
A2
0
0 LSB
R/W
ACK
SCL
Figure 6. Slave Address _______________________________________________________________________________________ 7
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Table 1. MAX6965 I2C Slave Address Map
PIN AD0 SCL SDA GND V+ DEVICE ADDRESS A6 1 1 0 0 A5 1 1 1 1 A4 0 0 0 0 A3 0 0 0 0 A2 0 1 0 1 A1 0 0 0 0 A0 0 0 0 0
Table 2. Register Address Map
REGISTER Blink phase 0 outputs User RAM Blink phase 1 outputs Master, O8 intensity Configuration Outputs intensity O1, O0 Outputs intensity O3, O2 Outputs intensity O5, O4 Outputs intensity O7, O6 ADDRESS CODE (hex) 0x01 0x03 0x09 0x0E 0x0F 0x10 0x11 0x12 0x13 AUTOINCREMENT ADDRESS 0x01 (no change) 0x03 (no change) 0x09 (no change) 0x0E (no change) 0x0F (no change) 0x11 0x12 0x13 0x10
during the high period of the clock pulse. When the master is transmitting to the MAX6965, the device generates the acknowledge bit because the MAX6965 is the recipient. When the MAX6965 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. Slave Address The MAX6965 has a 7-bit long slave address (Figure 6). The eighth bit following the 7-bit slave address is the R/W bit. The R/W bit is low for a write command, high for a read command. The second (A5), third (A4), fourth (A3), sixth (A1), and last (A0) bits of the MAX6965 slave address are always 1, 0, 0, 0, and 0. Slave address bits A6 and A2 are selected by the address input AD0. AD0 can be connected to GND, V+, SDA, or SCL. The MAX6965 has four possible slave addresses (Table 1), and therefore a maximum of four MAX6965 devices can be controlled independently from the same interface.
Message Format for Writing the MAX6965 A write to the MAX6965 comprises the transmission of the MAX6965's slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX6965 is to be written to by the next byte, if received (Table 2). If a STOP condition is detected after the command byte is received, then the MAX6965 takes no further action beyond storing the command byte. Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MAX6965 selected by the command byte (Figure 8). If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX6965 internal registers because the command byte address autoincrements (Table 2). A diagram of a write to the output ports registers (blink phase 0 register or blink phase 1 register) is given in Figure 10.
8
_______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
COMMAND BYTE IS STORED ON RECEIPT OF STOP CONDITION ACKNOWLEDGE FROM MAX6965 S SLAVE ADDRESS R/W 0 A D15 D14 D13 D12 D11 D10 D9 D8
COMMAND BYTE ACKNOWLEDGE FROM MAX6965
A
P
Figure 7. Command Byte Received
ACKNOWLEDGE FROM MAX6965 HOW COMMAND BYTE AND DATA BYTE MAP INTO MAX6965's REGISTERS ACKNOWLEDGE FROM MAX6965 S SLAVE ADDRESS R/W 0 A COMMAND BYTE A D15 D14 D13 D12 D11 D10 D9 D8 D7 D6
ACKNOWLEDGE FROM MAX6965 D5 D4 D3 D2 D1 D0
DATA BYTE 1 BYTE AUTOINCREMENT MEMORY ADDRESS
A
P
Figure 8. Command and Single Data Byte Received
ACKNOWLEDGE FROM MAX6965 HOW COMMAND BYTE AND DATA BYTE MAP INTO MAX6965's REGISTERS ACKNOWLEDGE FROM MAX6965 S SLAVE ADDRESS R/W 0 A COMMAND BYTE A DATA BYTE N BYTES AUTOINCREMENT MEMORY ADDRESS A P D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 ACKNOWLEDGE FROM MAX6965 D5 D4 D3 D2 D1 D0
Figure 9. n Data Bytes Received
WRITE TO OUTPUT PORTS REGISTERS (BLINK PHASE 0 REGISTERS/BLINK PHASE 1 REGISTERS) SCL 1 2 3 4 5 6 7 8 0 9 COMMAND BYTE A 0 0 0 0 0 0 0 1 A MSB DATA1 LSB A MSB DATA2 LSB A P
SLAVE ADDRESS SDA S A6 A5 A4 A3 A2 A1 A0
START CONDITION O7-O0
R/W ACKNOWLEDGE FROM SLAVE
ACKNOWLEDGE FROM SLAVE
ACKNOWLEDGE FROM SLAVE DATA1 VALID tDV tDV
STOP CONDITION DATA2 VALID
Figure 10. Write Timing Diagram
Message Format for Reading The MAX6965 is read using the MAX6965's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write (Table 2). Thus, a read is initiated by first configuring the MAX6965's command byte by performing a
write (Figure 7). The master can now read n consecutive bytes from the MAX6965 with the first data byte being read from the register addressed by the initialized command byte. When performing read-after-write verification, remember to reset the command byte's address because the stored command byte address has been autoincremented after the write (Table 2).
_______________________________________________________________________________________
9
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Operation with Multiple Masters
If the MAX6965 is operated on a 2-wire interface with multiple masters, a master reading the MAX6965 should use a repeated start between the write, which sets the MAX6965's address pointer, and the read(s) that takes the data from the location(s) (Table 2). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX6965's address pointer but before master 1 has read the data. If master 2 subsequently changes the MAX6965's address pointer, then master 1's delayed read can be from an unexpected location. The blink function can be used for LED effects by programming different display patterns in the two sets of output port registers, and using the software or hardware controls to flip between the patterns. If the blink phase 1 register is written with 0xFF, then the BLINK input can be used as a hardware disable to, for example, instantly turn off an LED pattern programmed into the blink phase 0 register. This technique can be further extended by driving the BLINK input with a PWM signal to modulate the LED current to provide fading effects. The blink mode is enabled by setting the blink enable flag E in the configuration register (Table 4). When blink mode is enabled, the state of the blink flip flag and BLINK input are EXOR'ed to set the phase, and the outputs are set by either the blink phase 0 registers or the blink phase 1 registers (Figure 11, Table 5). The blink mode is disabled by clearing the blink enable flag E in the configuration register (Table 4). When blink mode is disabled, the state of the blink flip flag is ignored, and the blink phase 0 registers alone control the outputs. The logic status of BLINK is made available as the readonly blink status flag blink in the configuration register (Table 4). This flag allows BLINK to be used as an extra general-purpose input (GPI) in applications not using the blink function. When BLINK is going to be used as a GPI, blink mode should be disabled by clearing the blink enable flag E in the configuration register (Table 4).
Command Address Autoincrementing
The command address stored in the MAX6965 circulates around grouped register functions after each data byte is written or read (Table 2).
Device Reset
The reset input RST is an active-low input. When taken low, RST clears any transaction to or from the MAX6965 on the serial interface and configures the internal registers to the same state as a power-up reset (Table 3). The MAX6965 then waits for a START condition on the serial interface.
Detailed Description
Initial Power-Up
On power-up, and whenever the RST input is pulled low, all control registers are reset and the MAX6965 enters standby mode (Table 3). Power-up status makes all outputs logic high (high impedance if external pullup resistors are not fitted) and disables both the PWM oscillator and blink functionality. The RST input can be used as a hardware shutdown input, which effectively turns off any LED (or other) loads and puts the device into its lowest power condition.
Blink Phase Register
When the blink function is disabled, the blink phase 0 register sets the logic levels of the eight outputs (O0 through O7) (Table 6). A duplicate register called the blink phase 1 register is also used if the blink function is enabled (Table 7). A logic high sets the appropriate output high impedance, while a logic low makes the port go low. Reading a blink phase register reads the value stored in the register, not the actual port condition. The port output itself may or may not be at a valid logic level, depending on the external load connected. The 9th output, O8, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other eight output ports.
Configuration Register
The configuration register is used to configure the PWM intensity mode and blink behavior, operate the O8 output, and read back the BLINK input logic level (Table 4).
Blink Mode
In blink mode, the outputs can be flipped between using either the blink phase 0 register or the blink phase 1 register. Flip control is both hardware (the BLINK input) and software control (the blink flip flag B in the configuration register) (Table 4).
10
______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Table 3. Power-Up Configuration
REGISTER FUNCTION Blink phase 0 outputs User RAM Blink phase 1 outputs Master, O8 intensity POWER-UP CONDITION High-impedance outputs 0xFF High-impedance outputs PWM oscillator is disabled; O8 is static logic output O8 is high-impedance output; blink is disabled; global intensity is enabled O1, O0 are static logic outputs O3, O2 are static logic outputs O5, O4 are static logic outputs O7, O6 are static logic outputs ADDRESS CODE (HEX) 0x01 0x03 0x09 0x0E REGISTER DATA D7 1 1 1 0 D6 1 1 1 0 D5 1 1 1 0 D4 1 1 1 0 D3 1 1 1 1 D2 1 1 1 1 D1 1 1 1 1 D0 1 1 1 1
Configuration Outputs intensity O1, O0 Outputs Intensity O3, O2 Outputs intensity O5, O4 Outputs intensity O7, O6
0x0F 0x10 0x11 0x12 0x13
0 1 1 1 1
0 1 1 1 1
1 1 1 1 1
1 1 1 1 1
0 1 1 1 1
1 1 1 1 1
0 1 1 1 1
0 1 1 1 1
Table 4. Configuration Register
REGISTER ADDRESS CODE (HEX) R/W -- CONFIGURATION REGISTER DATA D7 D6 BLINK STATUS D5 OUTPUT O8 D4 D3 D2 GLOBAL INTENSITY D1 BLINK FLIP D0 BLINK ENABLE E 0 1 1 1 X X
Write device configuration Read-back device configuration Disable blink Enable blink Flip blink register (see text) Disable global intensity control--intensity is set by registers 0x10-0x13 for ports O0 through O7 when configured as outputs, and by D3-D0 of register 0x0E for output O8 Enable global intensity control--intensity for all ports configured as outputs is set by D3-D0 of register 0x0E
0 1 -- -- -- -- 0x0F
X 0 X X X X
BLINK X X X X
O1 X X X X
O0 X X X X
-- X 0 X X X X
G X X X X
B X X 0 1
--
X
X
X
X
X
0
X
--
X
X
X
X
X
1
X
X = Don't care.
______________________________________________________________________________________
11
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Table 4. Configuration Register (continued)
REGISTER ADDRESS CODE (HEX) R/W -- CONFIGURATION REGISTER DATA D7 D6 BLINK STATUS D5 OUTPUT O8 D4 D3 D2 GLOBAL INTENSITY D1 BLINK FLIP D0 BLINK ENABLE E 0 0 1 1 1 1 X X
Write device configuration Read-back device configuration O8 output is low (blink is disabled) O8 output is high impedance (blink is disabled) O8 output is low during blink phase 0 O8 output is high impedance during blink phase 0 O8 output is low during blink phase 1 O8 output is high impedance during blink phase 1 Read-back BLINK input pin status; input is low Read-back BLINK input pin status; input is high
0 1 -- -- -- -- -- -- 1 1 0x0F
X 0 X X X X X X X X
BLINK X X X X X X 0 1
O1 X X X X 0 1 X X
O0 0 1 0 1 X X X X
-- X 0 0 0 0 0 0 0 X X
G X X X X X X X X
B X X X X X X X X
X = Don't care.
Table 5. Blink Controls
BLINK ENABLE FLAG E 0 BLINK FLIP FLAG B X 0 1 0 1 1 BLINK INPUT PIN X 0 1 0 1 BLINK FLIP FLAG EXOR BLINK INPUT PIN X 0 1 1 0 Enabled BLINK FUNCTION Disabled OUTPUT REGISTERS USED Blink phase 0 Blink phase 0 Blink phase 1 Blink phase 1 Blink phase 0
X = Don't care.
12
______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Table 6. Blink Phase 0 Register
REGISTER Write outputs phase 0 Read-back outputs phase 0 R/W 0 1 ADDRESS CODE (hex) 0x01 REGISTER DATA D7 OP7 D6 OP6 D5 OP5 D4 OP4 D3 OP3 D2 OP2 D1 OP1 D0 OP0
Table 7. Blink Phase 1 Register
REGISTER Write outputs phase 1 Read-back outputs phase 1 R/W 0 1 ADDRESS CODE (hex) 0x09 REGISTER DATA D7 OP7 D6 OP6 D5 OP5 D4 OP4 D3 OP3 D2 OP2 D1 OP1 D0 OP0
Table 8. PWM Application Scenarios
APPLICATION All outputs static without PWM RECOMMENDED CONFIGURATION Set the master, O8 intensity register 0x0E to any value from 0x00 to 0x0F. The global intensity G bit in the configuration register is don't care. The output intensity registers 0x10 through 0x13 are don't care. Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF. Clear global intensity G bit to 0 in the configuration register to disable global intensity control. For the static outputs, set the output intensity value to 0xF. For the PWM outputs, set the output intensity value in the range 0x0 to 0xE. As above. Global intensity control cannot be used with a mix of static and PWM outputs, so write the individual intensity registers with the same PWM value. Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF. Set global intensity G bit to 1 in the configuration register to enable global intensity control. The master, O8 intensity register 0x0E is the only intensity register used. The output intensity registers 0x10 through 0x13 are don't care.
A mix of static and PWM outputs, with PWM outputs using different PWM settings
A mix of static and PWM outputs, with PWM outputs all using the same PWM setting
All outputs PWM using the same PWM setting
______________________________________________________________________________________
13
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
PWM Intensity Control
The MAX6965 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control or other applications such as PWM trim DACs. PWM can be disabled entirely for all the outputs. In this case, all outputs are static and the MAX6965 operating current is lowest because the internal PWM oscillator is turned off. The MAX6965 can be configured to provide any combination of PWM outputs and glitch-free logic outputs. Each PWM output has an individual 4-bit intensity control (Table 12). When all outputs are to be used with the same PWM setting, the outputs can be controlled together instead of using the global intensity control (Table 11). Table 8 shows how to set up the MAX6965 to suit a particular application. PWM Timing The PWM control uses a 240-step PWM period, divided into 15 master intensity timeslots. Each master intensity timeslot is divided further into 16 PWM cycles (Figure 12). The master intensity operates as a gate, allowing the individual output settings to be enabled from 1 to 15 timeslots per PWM period (Figures 13, 14, and 15) (Table 11). Each output's individual 4-bit intensity control only operates during the number of timeslots gated by the master intensity. The individual controls provide 16 intensity settings from 1/16 through 16/16 (Table 12). Figures 16, 17, and 18 show examples of individual intensity control settings. The highest value an individual or global setting can be set to is 16/16. This setting forces the output to ignore the master control, and follow the logic level set by the appropriate blink phase register bit. The output becomes a glitch-free static output with no PWM. Using PWM Intensity Controls with Blink Disabled When blink is disabled (Table 5), the blink phase 0 register specifies each output's logic level during the PWM ontime (Table 6). The effect of setting an output's blink phase 0 register bit to 0 or 1 is shown in Table 9. With its output bit set to zero, an LED can be controlled with 16 intensity settings from 1/16th duty through fully on, but cannot be turned fully off using the PWM intensity control. With its output bit set to 1, an LED can be controlled with 16 intensity settings from fully off through 15/16th duty. Using PWM Intensity Controls with Blink Enabled When blink is enabled (Table 5), the blink phase 0 register and blink phase 1 register specify each output's logic level during the PWM on-time during the respective blink phases (Tables 6 and 7). The effect of setting an output's blink phase register bit to 0 or 1 is shown in Table 10. LEDs can be flipped between either directly on and off, or between a variety of high/low PWM intensities.
BLINK ENABLE FLAG E BLINK FLIP FLAG B
BLINK INPUT
BLINK PHASE REGISTERS
Figure 11. BLINK Logic
ONE PWM PERIOD IS 240 CYCLES OF THE 32kHz PWM OSCILLATOR. A PWM PERIOD CONTAINS 15 MASTER INTENSITY TIMESLOTS
14
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
1
2
15 16 1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
1
2
EACH MASTER INTENSITY TIMESLOT CONTAINS 16 PWM CYCLES
Figure 12. PWM Timing 14 ______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection
Global/O8 Intensity Control
The 4 bits used for output O8's PWM individual intensity setting also double as the global intensity control (Table 11). Global intensity simplifies the PWM settings when the application requires them all to be the same, such as for backlight applications, by replacing the nine individual settings with one setting. Global intensity is enabled with the global intensity flag G in the configuration register (Table 4). When global PWM control is used, the 4 bits of master intensity and 4 bits of O8 intensity effectively combine to provide an 8-bit, 240step intensity control applying to all outputs. It is not possible to apply global PWM control to a subset of the ports, and use the others as logic outputs. To mix static logic outputs and PWM outputs, individual PWM control must be selected (Table 8).
Applications Information
Hot Insertion
The RST input, BLINK input, and serial interface SDA, SCL, AD0 remain high impedance with up to 6V asserted on them when the MAX6965 is powered down (V+ = 0V). Output ports O0-O8 remain high impedance with up to 8V asserted on them. The MAX6965 can therefore be used in hot-swap applications.
MAX6965
Output Level Translation
The open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX6965 supply. An external pullup resistor can be used on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to 7V. For interfacing CMOS inputs, a pullup resistor value of 220k is a good starting point. Use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.
14 15 1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 1
2
.
Figure 13. Master Set to 1/15
.
Driving LED Loads
14 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1 2
.
Figure 14. Master Set to 14/15
.
When driving LEDs, a resistor in series with the LED must be used to limit the LED current to no more than 50mA. Choose the resistor value according to the following formula: RLED = (VSUPPLY - VLED - VOL) / ILED where: RLED is the resistance of the resistor in series with the LED ().
NEXT MASTER INTENSITY TIMESLOT 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
14 15
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
1
2
.
Figure 15. Master Set to 15/15
MASTER INTENSITY TIMESLOT 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Figure 16. Individual (or Global) Set to 1/16
MASTER INTENSITY TIMESLOT 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 NEXT MASTER INTENSITY TIMESLOT 6 7 8 9 10 11 12 13 14 15 16
Figure 17. Individual (or Global) Set to 15/16
MASTER INTENSITY TIMESLOT CONTROL IS IGNORED 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Figure 18. Individual (or Global) Set to 16/16 ______________________________________________________________________________________ 15
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
VSUPPLY is the supply voltage used to drive the LED (V). VLED is the forward voltage of the LED (V). VOL is the output low voltage of the MAX6964 when sinking ILED (V). ILED is the desired operating current of the LED (A). For example, to operate a 2.2V red LED at 14mA from a 5V supply, RLED = (5 - 2.2 - 0.25) / 0.014 = 182.
2V TO 3.6V 0.047F 7V V+ C SDA SCL I/O I/O SDA SCL BLINK RST O0
Driving Load Currents Higher than 50mA
The MAX6965 can be used to drive loads drawing more than 50mA, like relays and high-current white LEDs, by paralleling outputs. Use at least one output per 50mA of load current; for example, a 6V 330mW relay draws 55mA and needs two paralleled outputs to drive it. Ensure that the paralleled outputs chosen are controlled by the same blink phase register, i.e., select outputs from the O0 through O7 range. This way, the paralleled outputs are turned on and off together. Do not use output O8 as part of a load-sharing design. O8 cannot be switched at the same time as any of the other outputs because it is controlled by a different register.
MAX6965
O1 O2 O3 O4 O5 O6 O7 O8 BAS16
AD0 GND
Figure 19. Diode-Protected Switching Inductive Load
Table 9. PWM Intensity Settings (Blink Disabled)
OUTPUT (OR GLOBAL) INTENSITY SETTING 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF PWM DUTY CYCLE OUTPUT BLINK PHASE 0 REGISTER BIT = 0 LOW TIME 1/16 2/16 3/16 4/16 5/16 6/16 7/16 8/16 9/16 10/16 11/16 12/16 13/16 14/16 15/16 Static low HIGH TIME 15/16 14/16 13/16 11/16 10/16 9/16 8/16 7/16 6/16 5/16 4/16 3/16 2/16 1/16 Static low Highest PWM intensity Full intensity, no PWM (LED on continuously) Increasing PWM intensity 12/16 LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 0 (LED IS ON WHEN OUTPUT IS LOW) Lowest PWM intensity PWM DUTY CYCLE OUTPUT BLINK PHASE 0 REGISTER BIT = 1 LOW TIME 15/16 14/16 13/16 12/16 11/16 10/16 9/16 8/16 7/16 6/16 5/16 4/16 3/16 2/16 1/16 Static high impedance HIGH TIME 1/16 2/16 3/16 4/16 6/16 7/16 8/16 9/16 10/16 11/16 12/16 13/16 14/16 15/16 Static high impedance Lowest PWM intensity LED off continuously Increasing PWM intensity 5/16 LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 1 (LED IS ON WHEN OUTPUT IS LOW) Highest PWM intensity
16
______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Table 10. PWM Intensity Settings (Blink Enabled)
PWM DUTY OUTPUT CYCLE OUTPUT BLINK PHASE X (OR REGISTER GLOBAL) BIT = 0 INTENSITY SETTING LOW HIGH TIME TIME 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF 1/16 2/16 3/16 4/16 5/16 6/16 7/16 8/16 9/16 10/16 11/16 12/16 13/16 14/16 15/16 Static low 15/16 14/16 13/16 12/16 11/16 10/16 9/16 8/16 7/16 6/16 5/16 4/16 3/16 2/16 1/16 Static low PWM DUTY CYCLE OUTPUT BLINK PHASE X REGISTER BIT = 1 LOW TIME 15/16 14/16 13/16 12/16 11/16 10/16 9/16 8/16 7/16 6/16 5/16 4/16 3/16 2/16 1/16 HIGH TIME 1/16 2/16 3/16 4/16 5/16 6/16 7/16 8/16 9/16 10/16 11/16 12/16 13/16 14/16 15/16 Phase 0: LED on continuously Phase 1: LED off continuously Phase 0: LED off continuously Phase 1: LED on continuously Phase 0: LED on at high intensity Phase 1: LED on at low intensity Phase 0: LED on at low intensity Phase 1: LED on at high intensity Output is half intensity during both blink phases Phase 0: LED on at low intensity Phase 1: LED on at high intensity Phase 0: LED on at high intensity Phase 1: LED on at low intensity EXAMPLES OF LED BLINK BEHAVIOR (LED IS ON WHEN OUTPUT IS LOW)
BLINK PHASE 0 REGISTER BIT = 0 BLINK PHASE 1 REGISTER BIT = 1
BLINK PHASE 0 REGISTER BIT = 1 BLINK PHASE 1 REGISTER BIT = 0
Static high Static high impedance impedance
The MAX6965 must be protected from the negative voltage transient generated when switching off inductive loads, such as relays, by connecting a reversebiased diode across the inductive load (Figure 19). The peak current through the diode is the inductive load's operating current.
Power-Supply Considerations
The MAX6965 operates with a power-supply voltage of 2V to 3.6V. Bypass the power supply to GND with at least 0.047F as close to the device as possible. For the QFN version, connect to the underside exposed pad to GND.
______________________________________________________________________________________
17
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Table 11. Master, O8 Intensity Register
REGISTER R/W MASTER AND GLOBAL INTENSITY Write master and global intensity Read-back master and global intensity Master intensity duty cycle is 0/15 (off); internal oscillator is disabled; all outputs will be static with no PWM Master intensity duty cycle is 1/15 Master intensity duty cycle is 2/15 Master intensity duty cycle is 3/15 -- Master intensity duty cycle is 13/15 Master intensity duty cycle is 14/15 Master intensity duty cycle is 15/15 (full) O8 intensity duty cycle is 1/16 O8 intensity duty cycle is 2/16 O8 intensity duty cycle is 3/16 -- O8 intensity duty cycle is 14/16 O8 intensity duty cycle is 15/16 O8 intensity duty cycle is 16/16 (static output, no PWM) 0 1 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0X0E ADDRESS CODE (HEX) REGISTER DATA D7 MSB MASTER INTENSITY M3 M2 M1 M0 G3 D6 D5 D4 LSB D3 MSB O8 INTENSITY G2 G1 G0 D2 D1 D0 LSB
0 0 0 0 -- 1 1 1 -- -- -- -- -- -- --
0 0 0 0 -- 1 1 1 -- -- -- -- -- -- --
0 0 1 1 -- 0 1 1 -- -- -- -- -- -- --
0 1 0 1 -- 1 0 1 -- -- -- -- -- -- --
-- -- -- -- -- -- -- -- 0 0 0 -- 1 1 1
-- -- -- -- -- -- -- -- 0 0 0 -- 1 1 1
-- -- -- -- -- -- -- -- 0 0 1 -- 0 1 1
-- -- -- -- -- -- -- -- 0 1 0 -- 1 0 1
18
______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Table 12. Output Intensity Registers
REGISTER R/W OUTPUTS O1, O0 INTENSITY Write output O1, O0 intensity Read-back output O1, O0 intensity Output O1 intensity duty cycle is 1/16 Output O1 intensity duty cycle is 2/16 Output O1 intensity duty cycle is 3/16 -- Output O1 intensity duty cycle is 14/16 Output O1 intensity duty cycle is 15/16 Output O1 intensity duty cycle is 16/16 (static logic level, no PWM) Output O0 intensity duty cycle is 1/16 Output O0 intensity duty cycle is 2/16 Output O0 intensity duty cycle is 3/16 -- Output O0 intensity duty cycle is 14/16 Output O0 intensity duty cycle is 15/16 Output O0 intensity duty cycle is 16/16 (static logic level, no PWM) 0 1 -- -- -- -- -- -- 0X10 -- 1 1 1 1 -- -- -- -- ADDRESS CODE (HEX) REGISTER DATA D7 MSB D6 D5 D4 LSB D3 MSB D2 D1 D0 LSB
OUTPUT O1 INTENSITY O1I3 0 0 0 -- 1 1 O1I2 0 0 0 -- 1 1 O1I1 0 0 1 -- 0 1 O1I0 0 1 0 -- 1 0
OUTPUT O0 INTENSITY O0I3 -- -- -- -- -- -- O0I2 -- -- -- -- -- -- O0I1 -- -- -- -- -- -- O0I0 -- -- -- -- -- --
-- -- -- -- -- -- --
-- -- -- -- -- -- --
-- -- -- -- -- -- --
-- -- -- -- -- -- --
-- -- -- -- -- -- --
0 0 0 -- 1 1 1
0 0 0 -- 1 1 1
0 0 1 -- 0 1 1
0 1 0 -- 1 0 1
OUTPUTS O3, O2 INTENSITY 0x11 Write output O3, O2 intensity Read-back output O3, O2 intensity 0 1
MSB
LSB
MSB
LSB
OUTPUT O3 INTENSITY O3I3 O3I2 O3I1 O3I0
OUTPUT O2 INTENSITY O2I3 O2I2 O2I1 O2I0
OUTPUTS O5, O4 INTENSITY 0x12 Write output O5, O4 intensity Read-back output O5, O4 intensity 0 1
MSB
LSB
MSB
LSB
OUTPUT O5 INTENSITY O5I3 O5I2 O5I1 O5I0
OUTPUT O4 INTENSITY O4I3 O4I2 O4I1 O4I0
OUTPUTS O7, O6 INTENSITY 0x13 Write output O7, O6 intensity Read-back output O7, O6 intensity OUTPUT O8 INTENSITY 0 1
MSB
LSB
MSB
LSB
OUTPUT O7 INTENSITY O7I3 O7I2 O7I1 O7I0
OUTPUT O6 INTENSITY O6I3 O6I2 O6I1 O6I0
See master, O8 intensity register (Table 11).
______________________________________________________________________________________
19
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Pin Configurations
SCL
O8
O7 10
TOP VIEW
BLINK 1 RST 2 ADO 3 O0 4 O1 5 O2 6 O3 7 GND 8 16 V+ 15 SDA 14 SCL
12
11
SDA V+ BLINK RST
O6 9
TOP VIEW
13 14
8 7
O5 O4 GND O3
MAX6965AEE
13 08 12 07 11 06 10 05 9 04
MAX6965ATE
15 16 1 AD0 2 O0 3 O1 4 O2 6 5
QSOP
THIN QFN
Chip Information
TRANSISTOR COUNT: 17,611 PROCESS: BiCMOS
20
______________________________________________________________________________________
9-Output LED Driver with Intensity Control and Hot-Insertion Protection
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
QSOP.EPS
PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH
MAX6965
21-0055
E
1
1
______________________________________________________________________________________
21
9-Output LED Driver with Intensity Control and Hot-Insertion Protection MAX6965
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
12x16L QFN THIN.EPS
E
1 2
D2 b
0.10 M C A B
D D/2
D2/2
E/2
E2/2
C L
E
(NE - 1) X e
E2
L
C L
e
k (ND - 1) X e
C L
0.10 C 0.08 C A A2 A1 L
C L
L
e
e
PACKAGE OUTLINE 12, 16L, THIN QFN, 3x3x0.8mm
21-0136
PKG REF. A b D E e L N ND NE A1 A2 k 0.25 0 MIN. 0.70 0.20 2.90 2.90 0.45
12L 3x3 NOM. 0.75 0.25 3.00 3.00 0.50 BSC. 0.55 12 3 3 0.02 0.20 REF 0.05 0 0.25 0.65 0.30 MAX. 0.80 0.30 3.10 3.10 MIN. 0.70 0.20 2.90 2.90
16L 3x3 NOM. 0.75 0.25 3.00 3.00 0.50 BSC. 0.40 16 4 4 0.02 0.20 REF 0.05 0.50 MAX. 0.80 0.30 3.10 3.10 PKG. CODES T1233-1 T1233-3 T1633-1 T1633-2 T1633F-3 T1633-4
EXPOSED PAD VARIATIONS
D2 MIN. 0.95 0.95 0.95 0.95 0.65 0.95 NOM. 1.10 1.10 1.10 1.10 0.80 1.10 MAX. 1.25 1.25 1.25 1.25 0.95 1.25 MIN. 0.95 0.95 0.95 0.95 0.65 0.95 E2 NOM. MAX. 1.10 1.10 1.10 1.10 0.80 1.10 1.25 1.25 1.25 1.25 0.95 1.25 PIN ID 0.35 x 45 0.35 x 45 0.35 x 45 0.35 x 45 JEDEC WEED-1 WEED-1 WEED-2 WEED-2
DOWN BONDS ALLOWED
NO YES NO YES N/A NO
0.225 x 45 WEED-2 0.35 x 45 WEED-2
NOTES: 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINALS. 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. 5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP. 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. 8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.
PACKAGE OUTLINE 12, 16L, THIN QFN, 3x3x0.8mm
21-0136
E
2
2
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
22 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 2005 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products, Inc.

▲Up To Search▲

Price & Availability of MAX6965

	To Download MAX6965 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .